Skip to content

api: add per-core table offsets for Phoenix (0x4C0008) #417

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
plastininikolay wants to merge 1 commit into
base: master
Choose a base branch
from
Open

api: add per-core table offsets for Phoenix (0x4C0008) #417

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
28 changes: 28 additions & 0 deletions lib/api.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -2325,6 +2325,13 @@ EXP float CALL get_core_power(ryzen_access ry, uint32_t core) {
case 0x00400005:
baseOffset = 0x320;
break;
case 0x004C0008: { // Phoenix - tested with a single-core load, clock matches cpufreq
if (core >= 8)
return NAN;

baseOffset = 0x7F4;
}
break;
case 0x005D0008: // Strix Point - manufacturer-disabled cores are 0W (12 cores in total)
case 0x005D0009:
case 0x005D000B:
Expand Down Expand Up @@ -2368,6 +2375,13 @@ EXP float CALL get_core_volt(ryzen_access ry, uint32_t core) {
case 0x00400005:
baseOffset = 0x340;
break;
case 0x004C0008: { // Phoenix - tested with a single-core load, clock matches cpufreq
if (core >= 8)
return NAN;

baseOffset = 0x814;
}
break;
case 0x005D0008: // Strix Point - manufacturer-disabled cores are 0V
case 0x005D0009:
case 0x005D000B:
Expand Down Expand Up @@ -2411,6 +2425,13 @@ EXP float CALL get_core_temp(ryzen_access ry, uint32_t core) {
case 0x00400005:
baseOffset = 0x360;
break;
case 0x004C0008: { // Phoenix - tested with a single-core load, clock matches cpufreq
if (core >= 8)
return NAN;

baseOffset = 0x834;
}
break;
case 0x005D0008: // Strix Point - manufacturer-disabled cores also have temp collected
case 0x005D0009:
case 0x005D000B:
Expand Down Expand Up @@ -2454,6 +2475,13 @@ EXP float CALL get_core_clk(ryzen_access ry, uint32_t core) {
case 0x00400005:
baseOffset = 0x3c0;
break;
case 0x004C0008: { // Phoenix - tested with a single-core load, clock matches cpufreq
if (core >= 8)
return NAN;

baseOffset = 0x894;
}
break;
case 0x005D0008: // Strix Point - manufacturer-disabled cores are 0GHz
case 0x005D0009:
case 0x005D000B:
Expand Down
Loading